1:
Legal: Trouble, gear3, _gnome, blink, tinker$
Illegal: 5gttg, &$&$&$&, one two, dou ble, module

2: a **primitive** is a built-in, predefined logic component used to model digital circuits at the lowest structural level

3: There are 26 primitives in verilog

4: A UDP is a user defined primitive. All UDPs have exactly one output that can be either 0, 1 or X and never Z (not supported). Any input that has the value Z will be treated as X

5: No it is not also true for modules

6: No you cannot nest a module within another module

7: There is no significant limit

8: !, &&, ||

9: ~, &, |, ^, ~&, ~|, ~^

10: The primary difference is that logical operators treat entire operands as a single true/false condition and return a 1-bit result, whereas bitwise operators perform operations on each individual bit of the operands and return a multi-bit result.

11: A wire is a physical connection between two elements. A reg is a variable with a stored data value. A wire is physical, cannot store data, and has continuous assignment. A reg is digital, holds a stored value, and has procedural assignment